

WHAT IS CLAIMED IS:

1 1. In a pipelined processor, a method for reducing pipeline stalls caused by
2 branching, said method comprising the steps of:

3 prefetching instructions into a first stage of said pipeline;
4 propagating instructions into one or more subsequent stages of said
5 pipeline;

6 computing a conditional outcome in one of said subsequent stages;
7 concurrently with processing at a specified stage in said pipeline,
8 analyzing one or more instruction op-codes to determine whether a cacheable
9 branch instruction is present, and, if said branch instruction is present, sending a
10 tag relating to said branch instruction to a branch cache;

11 determining, in response to said conditional outcome, whether a branch is
12 to be taken, and, if said branch is to be taken, sending a branch taken signal to said
13 branch cache;

14 if the conditional outcome indicates a branch is not to be taken, continuing
15 to fetch instructions into said pipeline and to execute said instructions; and

16 on receipt of said current branch tag, said branch cache performing the
17 steps of:

18 examining a collection of stored branch tags to find a stored branch
19 tag which matches said current branch tag;

20 if said current branch tag is not found in said collection of stored
21 branch tags and said branch is to be taken:

22 signaling a cache miss;

23 causing said pipeline to fill one or more designated pipeline
24 stages starting at a branch target address, said designated pipeline
25 stages being pipeline stages that stall according to said branch, said
26 branch cache storing said current branch tag and one or more
27 instructions contained within said designated pipeline stages;

28 and

29 if said branch taken signal is received and said current branch tag is
30 found in said collection of stored branch tags:

31 signaling a cache hit;

32 sending a branch target address to the prefetch unit so that
33 instruction fetching can proceed from said branch target address;
34 and

35 providing data stored in said cache to one or more of said
36 designated pipeline stages so that execution can continue without
37 delay irrespective of said conditional outcome.

1 2. A computer processor comprising:

2 an instruction pipeline comprising a plurality of stages, each stage
3 containing pipeline data;

4 a branch cache comprising a plurality of cache lines, each cache line
5 comprising a stored branch tag and stored cache data; and

6 a branch cache controller configured to:

7 detect a cacheable branch instruction in one of said pipeline stages;

8 receive a current branch tag from one of said pipeline stages;

9 receive conditional information indicative of whether the branch
10 shall be taken;

11 attempt to match said current branch tag to a stored branch tag for
12 a first cache line;

13 if said branch is to be taken, signal a cache miss when said attempt
14 to match fails;

15 if said branch is to be taken, signal a cache hit when said attempt to
16 match succeeds;

17 in response to said cache miss, store said current branch tag in said
18 stored branch tag of a designated cache line and store in said stored cache
19 data of said designated cache line data from one or more of said pipeline
20 stages which stall in response to said cacheable branch instruction; and

21 in response to said cache hit, load one or more of said pipeline
22 stages from said stored cache data to avoid a pipeline stall from said
23 cacheable branch instruction.

1 3. A computer processor comprising:
2 an instruction pipeline comprising a plurality of stages, each stage
3 containing data;
4 means for storing data from one or more of said pipeline stages and
5 restoring data to one or more of said pipeline stages; and
6 means for controlling said means for storing, said means for controlling
7 causing said branch cache to store data from one or more of said pipeline stages in
8 response to execution of a cacheable branch instruction which triggers a cache
9 miss, and causing said means for storing to restore data to one or more of said
10 pipeline stages in response to a cache hit, thereby avoiding pipeline stalls when a
11 cache hit occurs.

1 4. In a pipelined microsystem such as a microprocessor, DSP, media
2 processor, or microcontroller, a method to load branch instruction information into a
3 branch cache so as to allow the branch instruction to execute subsequently with a reduced
4 or eliminated time penalty by minimizing the amount of information to be cached, the
5 method comprising the steps of:

6 monitoring the instruction stream in a dispatch unit in a pipeline stage to
7 detect whether a branch instruction of a selected type is present;

8 when said branch instruction is detected:

9 signaling to a branch cache control unit that the instruction is
10 present;

11 making available at least a portion of an address of said branch
12 instruction to said branch cache control unit;

13 comparing said at least a portion of said address of said branch
14 instruction to a set of cache tags containing branch instruction address
15 related information;

16 when said branch instruction does not match any tag, filling the
17 branch cache entry so that when said branch instruction is next
18 encountered, the tag will match and the branch target stream can proceed
19 without delay; and

20 when program execution makes a branch target fetch packet
21 available to be cached to allow the target instruction stream to execute to a
22 target prefetch buffer, performing the steps of:

23 loading data from said target prefetch buffer into a position
24 in the branch cache line associated with said branch instruction;

25 setting a counter to a prespecified number, d , corresponding
26 to the maximum possible number of fetch packets that may need to
27 be cached;

28 decrementing the counter on each subsequent cycle,

29 loading subsequent fetch packets from the target instruction
30 stream into the branch cache line only when they are fetched; and

31 exiting the branch cache fill operation when the counter has
32 decremented to a specified number such that the branch cache line
33 is filled with the appropriate number of target prefetch packets that
34 are fetched in the first d time slots when the target instruction
35 stream is executed.

1 5. The method according to Claim 4, further including the step of loading
2 stall override bits into the branch cache line, said stall override bits indicating for each of
3 the d cycles whether or not the branch cache will supply the target fetch packet during a
4 given cycle.

1 6. The method according to Claim 4, further including the step of storing a
2 condition field to indicate a register or an execute stage which supplies the conditional
3 branch information so that the branch cache can resolve the branch early.

1 7. The method according to Claim 4, further including the step of supplying
2 an auxiliary link field which points to a next prefetch buffer of the cache line, said
3 auxiliary link field creating a linked list in a variable-length cache line structure.

1 8. The method according to Claim 4, further including the step of caching
2 shadow dispatch unit pre-evaluation data to allow a shadow dispatch unit to dispatch
3 instructions using less hardware than said dispatch unit.

1 9. In a pipelined microsystem such as a microprocessor, DSP, media
2 processor, or microcontroller, a method to service branch cache hits so as to reduce or
3 eliminate cycle loss due to branching, said method comprising the steps of:

4 monitoring the instruction stream in a pipeline stage to detect whether a
5 branch instruction of a selected type is present;

6 when said branch instruction is detected:

7 signaling to a branch cache control unit that the instruction is
8 present; and

9 making available at least a portion of an address of said branch
10 instruction to the branch cache control unit;

11 comparing said at least a portion of said address of said branch
12 instruction to a set of tags containing branch instruction address related
13 information;

14 when said branch instruction does match a tag and said branch is
15 evaluated to be taken, performing the steps of:

16 reading a target prefetch buffer out of the branch cache and
17 supplying the target prefetch buffer to a shadow dispatch unit;

18 dispatching said prefetch buffer from said shadow dispatch
19 unit to a multiple execution pipeline in units of execute packets;

20 prefetching instructions at a full prefetch rate, irrespective
21 of whether multiple cycles are required to dispatch a fetch packet,
22 said prefetching instructions at a full prefetch rate continuing until
23 early pipeline stages catch up to later pipeline stages, whereby the

24 target instruction stream proceeds at full speed and only a
25 minimum number of fetch packets needed to support full speed
26 execution are fetched from the branch cache.

1 10. In a pipelined microsystem such as a microprocessor, DSP, media
2 processor, or microcontroller, a method for servicing branch cache hits so as to reduce or
3 eliminate cycle loss due to branching, said method comprising the steps of:

4 monitoring the instruction stream in a pipeline stage to detect whether a
5 branch instruction of a selected type is present;

6 when said branch instruction of a selected type is detected:

7 signaling to a branch cache control unit that the instruction is
8 present; and

9 making available at least a portion of said branch instruction's
10 address to the branch cache control unit;

11 comparing said at least a portion of an address of said branch
12 instruction to a set of tags containing branch instruction address related
13 information;

14 when said branch instruction does match a tag and said branch is
15 evaluated to be taken, performing the steps of:

16 reading the target prefetch buffer out of the branch cache;

17 supplying the contents of the target prefetch buffer to a
18 multiplexer which routes the contents of the target prefetch buffer
19 back to the dispatch unit;

20 dispatching the contents of the target prefetch buffer to said
21 pipeline in units of execute packets;

22 prefetching instructions by said pipeline at full speed, irrespective
23 of whether it takes multiple cycles to dispatch a fetch packet, until the
24 early pipeline stages catch up to the later pipeline stages, whereby the
25 target instruction stream proceeds at nearly full speed, and only a
26 minimum number of fetch packets needed to support full speed execution
27 are fetched from the branch cache.

1 11. In a VLIW processor which fetches groups of instructions in fetch packets
2 and dispatches subsets thereof as execute packets in one or more clock cycles, a method
3 for reducing the size of a branch cache which buffers branch target information, the
4 method comprising the steps of:

5 caching the target prefetch buffer when a branch cache miss is detected;
6 and

7 caching a variable number of immediately following prefetch buffers, the
8 number of cached prefetched buffers being the number of prefetch buffers that are
9 fetched in the target instruction stream during the first d cycles of execution,
10 where the number d is related to the number of pipeline stages that would
11 otherwise stall when a branch occurs.

1 12. A branch cache to be used in a multi-issue processor having an address
2 generate portion in a prefetch unit, wherein said processor dispatches in each clock cycle
3 variable numbers of instructions contained in each fetch packet, said cache comprising:

4 a plurality of lines, each line comprising:

5 a tag field which holds information relating to the addresses of
6 branch instructions, said information including address information of
7 branch instructions of a selected type or types;

8 a branch address field which holds an address near to the branch
9 target address, so that this near address can be forwarded to the program
10 address generate portion of the prefetch unit for target instruction stream
11 fetching;

12 a prefetch buffer field which holds the first prefetch buffer of the
13 target instruction stream;

14 at least one link field which indicates whether more prefetch
15 buffers are associated with said tag field; and

16 at least one extra prefetch buffer field.

1 13. The branch cache as defined in Claim 12, wherein a number of said least
2 one extra prefetch buffer field is determined by initial prefetch activity of the target
3 instruction stream.

1 14. The branch cache as defined in Claim 12, wherein each cache line
2 additionally comprises a pipeline stall override field which signals the prefetch unit to
3 continue to fetch instructions when there would otherwise be a pipeline stall due to
4 multiple execute packets being dispatched from a single target fetch packet.

1 15. The branch cache as defined in Claim 12, wherein additional prefetch
2 buffers of the cache line are arranged in a linked list structure.

1 16. A method to fill an instruction pipeline after a branch instruction is
2 detected which selects a target instruction stream, the method comprising the steps of:

3 reading a prefetch buffer out of the branch cache line associated with the
4 instruction which caused the branch cache hit;

5 sending the cached prefetch buffer to a shadow dispatch unit;

6 routing the output of the shadow dispatch unit to a multiplexer which
7 selects instruction information from a dispatch unit in the execution pipeline or
8 from a shadow dispatch unit;

9 providing a select signal which forces the multiplexer to select the cached
10 fetch packet from the shadow dispatch unit;

11 forwarding the fetch packet to decoder stages of an execution pipeline in
12 units of execute packets;

13 allowing the prefetch stages of the instruction pipeline to continue
14 functioning irrespective of how many execute packets are in each fetch packet
15 until the instruction pipeline is filled; and

16 supplying the requisite number of fetch packets from the branch cache to
17 allow the target instruction stream to proceed without adding extra delay cycles.

1 17. A method to fill an instruction pipeline after a branch instruction is
2 detected which selects a target instruction stream, the method comprising steps of:

3 reading a prefetch buffer out of the branch cache line associated with the
4 instruction which caused the branch cache hit;

5 sending the cached prefetch buffer to a dispatch unit;

6 routing the output of the shadow dispatch unit to decoder stages of an
7 execution pipeline in units of execute packets;

8 allowing the prefetch stages of the instruction pipeline to continue
9 functioning irrespective of how many execute packets are in each fetch packet
10 until the instruction pipeline is filled; and

11 supplying the requisite number of fetch packets from the branch cache to
12 allow the target instruction stream to proceed without adding extra delay cycles.

1 18. A method to detect and control the branch cache related processing of
2 branch instructions in processing systems comprising a first cacheable branch instruction
3 type and a second non-cacheable branch instruction type, the method comprising the
4 steps of:

5 evaluating bits located in an instruction that passes through a selected
6 stage of an instruction pipeline to determine whether said instruction corresponds
7 to a cacheable branch instruction;

8 if said instruction corresponds to a cacheable branch instruction,
9 evaluating a condition and a tag associated with said instruction to determine
10 whether data needs to be read out of a branch target buffer; and

11 if said instruction is not a branch instruction or is a non-cacheable branch
12 instruction, continuing processing of said instruction and aborting any subsequent
13 branch cache processing for said instruction.